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Abstract—The influence of interface roughness scattering (IRS)
on the performances of silicon nanowire field-effect transistors
(NWFETs) is numerically investigated using a full 3D quantum
transport simulator based on the atomistic sp3d5s∗ tight-binding
model. The interface between the silicon and the silicon dioxide
layers is generated in a real-space atomistic representation using
an experimentally derived autocovariance function (ACVF). The
oxide layer is modeled in the virtual crystal approximation (VCA)
using fictitious SiO2 atoms. 〈110〉-oriented nanowires with dif-
ferent diameters and randomly generated surface configurations
are studied. The experimentally observed ON-current and the
threshold voltage is quantitatively captured by the simulation
model. The mobility reduction due to IRS is studied through
a qualitative comparison of the simulation results with the
experimental results.
Index Terms—Si gate-all-around nanowire transistors, atom-
istic, full-band simulations, interface roughness scattering
I. INTRODUCTION
AS the dimensions of the planar metal-oxide-semiconductor field effect transistor (MOSFET)
are approaching the nanometer scale, their performances
become limited by the short channel effects (SCE), an
increasing OFF-state current, and a poor electrostatic control
of the channel through a single-gate contact.
The nanowire (NW) field-effect transistor has been identi-
fied as a promising candidate to overcome these issues and
build the next generation switch [1], [2]. Several experimental
studies have shown that NWFETs have excellent electrical
characteristics [3]–[5], especially in a gate-all-around (GAA)
configuration that provides a superior channel electrostatic
control [6], [7]. Among other advantages, GAA NWFETs
exhibit the smallest SCE as compared to other multi-gate
(MG) structures [8], [9]. Despite the better electron transport
properties of III-V materials, Si has remained the material of
choice to fabricate GAA NWFETs due to its well-understood
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characteristics and its compatibility to the conventional CMOS
technology [10], [11].
In line with experimental efforts, simulation and model-
ing approaches have been developed to help design better
performing NWFETs and understand their physical behavior.
Until very recently, drift-diffusion (DD) and Monte Carlo
(MC) approaches have been successfully used to simulate large
devices. However, at the nanometer scale it is necessary to go
beyond DD and MC models and use a quantum mechanical
approach that captures the wave nature of electrons [12].
Nano-scale devices are characterized by 3D material varia-
tions at the atomistic scale so that an atomistic description
of the simulation domain has become indispensable. Non-
parabolicities and anisotropies of the bandstructure strongly
affects the transport characteristics of electrons in NW tran-
sistors [13], [14]. Furthermore, the strong confinement of elec-
trons in nano-devices lifts degeneracies due to valley splitting
[15]. These effects cannot be captured by the effective mass
approximation. Therefore, it is inevitable to go beyond the
effective mass approximation and to use a full-band approach
such as the nearest-neighbor empirical tight-binding (ETB)
model [16].
With the recent development of OMEN [17], a 3D full-band
quantum transport simulator based on the atomistic sp3d5s∗
TB model [18], it has been possible to explore nano-scale
NWFETs. However, the computational burden of such an
approach is so intense that large computing resources and an
efficient parallelization scheme of the work load is required
[19].
The focus of this paper is on interface roughness scattering
(IRS) that is, in conjunction with electron-phonon [20] and
impurity scattering [21], crucial to understand the electrical
characteristics of ultra-scaled NWFETs [22]. At the nanometer
scale, the details of the NW surface become more important
[23], [24]. In the ballistic transport limit, the normalized ON-
current of NWFETs is expected to increase as the diameter
decreases. Experimental data shows that the ON-current in-
creases with decreasing diameter until 3 nm [22]. However,
decreasing the diameter below 3 nm reverses the trend and re-
duces the current density. This behavior has been attributed to
electron-phonon scattering and interface roughness scattering
[22]. Here we examine this experimental reasoning through
modeling and simulations.
In traditional MOSFETs, IRS has been identified as one
of the most important scattering mechanisms [25]. Because of
the strong confinement of carriers in inversion layers that push
them close to the semiconductor-oxide interface, the effective
2mobility of MOSFETs is limited by IRS at high electric fields
or at high electron densities [26], [27].
IRS in classical MOS type devices is treated via perturba-
tion theory [28]. It is represented by an IR-limited mobility
depending on the root-mean-square (RMS) of the roughness
amplitude and its correlation length [29]. Early 1–D quantum
device simulations of IRS in the NEGF formalism also used
a perturbation treatment [30]. In 3D nanowire devices, an
explicit IR representation is feasible and could represent the
device- to- device fluctuation. Recent theoretical studies have
shown that mode-mixing due to IRS is reduced in NWFETs
compared to conventional MOSFETs [31]–[33] and the po-
tential fluctuation throughout the NW dominates IRS in small
cross-section NWs [33]. However, these studies have been
limited to a continuum representation of rough surfaces with
〈100〉 as transport direction and cross-sections larger than 3 ×
3 nm2.
Atomistic full-band simulations offer a more realistic repre-
sentation of rough surfaces for any crystal directions. Atom-
istic simulations show that the ON-currents and the mobilities
of NWFETs are reduced significantly by IRS when the di-
ameter of NWs is below 3 nm [34], [35]. These simulations
have been so far limited to ultra-narrow NWs without any
representation of the SiO2 layer, i.e. hard wall boundary
conditions are applied to the silicon surface and the electrons
do not penetrate into the oxide layer.
In this work, IRS is investigated in GAA <110> NWFETs
with different diameters (2 nm – 4 nm) through an atomistic
representation of the rough surface. Contrary to previous
studies, the SiO2 layers are modeled explicitly and taken into
account not only in the Poisson equation, as in Ref. [36], but
also in the quantum transport calculation. The oxide layers
are modeled in the virtual crystal approximation (VCA) where
fictitious SiO2 atoms are used. Disorder is introduced through
a disordered spatial representation of Si and “SiO2” atoms.
The inclusion of the wavefunction penetration into SiO2 allows
us to investigate the ON-current and mobility reduction due
to IRS in NWFETs and to compare simulation results to the
experimental work in Ref. [22].
The paper is organized as follows: In Section II, the
simulation approach is introduced with an emphasis on the
generation of rough surfaces in circular nanowires. In Section
III, the simulation results are presented and discussed.
II. METHOD
A. Interface roughness model
The statistical properties of the interface between Si and
SiO2 is characterized by the autocovariance function (ACVF)
Cij = 〈s (ri) s (rj)〉 = ∆2me−
√
2|ri−rj |/Lm
, (1)
where ∆m is the root mean square (RMS) of the interface
height and Lm the correlation length of the rough surface.
Here, s(ri) is a random number representing the amplitude
of the rough surface at position ri where a Si atom is located
and connected to SiO2 atoms as shown in Fig. 1(a). The
quantity s(ri) can be defined as the distance between the
position of the Si atom and the reference plane. This model
(a)
Height (nm)
(b)
Fig. 1. (a) Atomistic representation of the cross-section of a perfect nanowire
along the 〈110〉 direction. (ref.: reference plane, Cij /C′ij : ACVF for Si/SiO2,
ri/r′i: position vector of i-th Si/SiO2 atom) (b) 2D surface profile generated
for a nanowire of diameter 3 nm with ∆m = 0.14 nm, Lm = 0.7 nm
for the NWFET structure presented in Fig. 3 (y′ is a coordinate along the
circumference direction.)
has been developed from an experimental study [37] where
the measurement on the roughness amplitude is performed at
an atomistic level. It is used in most of the simulation studies
on IRS in NWFETs [31]–[33], [36]. Notice that the
√
2 term
in the numerator of the exponent in Eq. (1), which is not
present in Ref. [36], is included to correctly fit the model to
the experiment as in Ref. [37].
From Eq. (1), one can calculate s(ri) for each Si atom at
the interface following the procedure in Ref. [38]. Then, s(r′i)
for the SiO2 atoms at the interface should be calculated by
averaging the s(ri) of Si atoms that are connected to a SiO2
atom located at r′i as shown in Fig. 1(a). This introduces an
error into the ACVF. For example, for a correlation length
Lm = 0.7 nm, the error due to this approximation is ap-
proximately 1.88% only (see Appendix A for a more detailed
derivation).
After s(ri) and s(r′i) are calculated for the atoms located
at the first Si-SiO2 interface layer as shown in Fig. 1(a), the
s(·) for atoms at the second layer are calculated in the same
manner. Then, Si atoms are replaced by SiO2 atoms and vice
versa depending on the value of s(·) and a selection criterion.
The criterion is described as follows: let d(ri) be the distance
from the atom considered to the reference plane located in
between Si and SiO2 atoms. Then, if s(ri) > d(ri), the Si
atom at ri should be replaced by SiO2 and if s(r′i) < −d(r′i),
the SiO2 atom at r′i should be replaced by a Si atom.
The rough interface of a NW of diameter 3 nm and length
15 nm is projected to a two dimensional (2D) plane and plotted
in Fig. 1(b). The rapid short-range fluctuation of the surface
profile is the characteristic of the chosen exponential model
rather than a Gaussian model [37].
At this point, it is necessary to verify that the rough interface
profile generated with the algorithm explained above has the
same statistical properties as the theoretical ACVF (TACVF)
presented in Eq. (1). It is not clear in the literature [31]–
[33], [39] whether the generated rough interfaces are correct
representations of theoretical ACVF or not. Only in Ref.
[40], the one dimensional (1D) ACVF of a single sample is
compared to its theoretical value and it is shown that the first
few coefficients of the ACVF from the lowest order agree with
the TACVF.
In this paper, 2D ACVFs of the generated rough interface
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Fig. 2. (a) The average of ACVFs for 100 samples to x direction, and (b)
to the circumference direction (y′) are displayed. The halves of the graphs
(a,b) to the negative direction are omitted because of their symmetry. All the
calculations are done for NWs with diameter 3 nm and gate length 15 nm
(see Fig. 3).
are compared to the TACVF after averaging ACVFs of 100
samples. The ACVFs can be obtained either from s(ri)
(labeled ACVF1) or from the position of the rough interface
atoms (labeled ACVF2). ACVF1 should agree with TACVF
and ACVF2 with ACVF1 and consequently with TACVF. The
following equation is used for 2D ACVF calculation [41]
Cij =
1
NxNy
Nx−i−1∑
m=0
Ny−j−1∑
n=0
(fm,n − f¯)(fm+i,n+j − f¯),
(2)
where fm,n is the amplitude of the rough surface perturbation
projected onto the regular grids, and f¯ is the average value of
fm,n. Nx and Ny are the numbers of grid points on the x and
y′ axis (see Fig. 3 for a reference), respectively.
Since it is not easy to directly compare 2D ACVFs with each
other, cutting sections of 2D ACVFs through the origin to x
and y′ direction are compared in Fig. 2. The ACVF1 and the
ACVF2 agree with TACVF for both x and y′ direction when
they are averaged over the entire rough NW samples. This
validates the algorithm used for generation of rough interfaces
in this work. The importance of the correct representation of
interface roughness can be illustrated in the effect of the RMS
value (=
√
ACVF(0, 0)) on the drain current from Fig. 11(d).
B. SiO2 model
Previous attempts to model oxide materials in the tight-
binding framework have been made by assuming a well-
defined crystallographic structure of SiO2 such as β-quartz,
tridymite [42], or β-cristobalite [43]. All these approaches
have in common a sp3 description of SiO2 up to second
nearest-neighbor interactions for the oxygen atoms. Their
application is limited to one-dimensional Si-SiO2-Si structures
with a semiconductor-oxide interface perpendicular to the
<100> crystal axis only.
As an alternative and to go beyond one-dimensional <100>
transport we introduce a simplified, but multi-functional model
to describe silicon dioxide. Fictitious SiO2 atoms are consid-
ered and treated in the virtual crystal approximation. They are
Fig. 3. The simulated structure of NWFET: A circular NW with varying
diameter (DSi=2, 2.5, 3, and 4 nm) is used. The default values of the other
parameters are displayed in the figure.
arranged as a diamond crystal with the same lattice constant
a0 = 0.543 nm as the Si atoms. A nearest-neighbor sp3 tight-
binding model is used to describe the electrical properties of
the SiO2. The band gap and conduction band offset are fitted
to the experimental values with the relations Eg = 8.9 eV and
∆ECB = 3.15 eV with respect to Si [44] as well as an electron
effective mass me = 0.44m0 [45]. A detailed description of
the model is presented in Appendix B.
III. RESULTS
The NWFET structure considered in this work is illustrated
in Fig. 3. ∆m = 0.14 nm and Lm = 0.7 nm are used as default
parameters which are experimentally measured in Ref. [37] for
a 2D Si/SiO2 interface. Crystal orientation 〈110〉 is selected
as the transport direction because of its superior transport
characteristics compared to other crystal orientations [13] and
the highest immunity to interface roughness scattering [36].
Two important parameters the diameter of the NW channel
DSi (depicted in Fig. 3) and ∆m are varied to study their
impact on the NW performances. The diameter of silicon NW
channel is varied from 2, 2.5, 3, to 4 nm and the RMS of
the roughness amplitude is varied from 0.14, 0.2, to 0.3 nm.
Strain is not considered in this work. The calculated ID–VG
characteristics of perfect and rough NWFETs of 100 samples
with a diameter of 2 nm are shown in Fig. 4.
Fig. 4 presents two effects of IRS on ID–VG. The first effect
is the positive shift of the threshold voltage and the second
effect is the reduction of the ON-current. The positive shift
of threshold voltage is ascribed to the fact that the diameter
of rough NWs throughout the channel is reduced (on average)
from the perfect softwall NW due to rough interfaces [46]
and that the density of states (DOS) in the energy spectrum
is raised as discussed in Ref. [31]. The amounts of threshold
voltage shift on average are 49.2, 12.5, 8.1, and 10.0 mV for
rough NWs with diameter 2, 2.5, 3, and 4 nm. The standard
deviation σ of the threshold voltage shift is 13.6, 10.1, 5.5,
and 2.0 mV for each diameter from 2 to 4 nm.
The impact of IRS on the ON-current is measured by the
reduction of the ON-current (Iperf − Iscatt) /Iperf × 100 where
Iperf is the drain current for perfect NWs with softwall BC and
Iscatt is the drain current for rough NWs. The ON-currents of
40 0.1 0.2 0.3 0.4 0.5 0.6
10−6
10−5
10−4
10−3
10−2
10−1
100
VG (V)
I D
 
(m
A/
µm
)
 
 
VD=0.6V
DSi=2 nm
tSiO
2
=1 nm
DT=4 nm
I
crit
Perfect wire (softwall)
Perfect wire (hardwall)
Rough wire (softwall)
Rough wire (hardwall)
0 0.2 0.4
1
2
VG−Vth (V)
I D
 
(m
A/
µm
)
Fig. 4. ID vs VG for NWFETs of DSi = 2 nm and total diameter DT =
DSi+tSiO2×2 = 4 nm. Icrit(= DSi×10
−7A) is the critical current for the
threshold voltage calculation. The gate work function for this simulation is
chosen to be 3.95 eV. VD is set to 0.6 V. The error bars indicate the standard
deviation of the current in each bias point.
rough NWs are reduced from perfect NWs by 20.5 % (DSi =
2 nm), 16.5 % (DSi = 2.5 nm), 9.0 % (DSi = 3 nm), and 3.8
% (DSi = 4 nm) due to IRS on average.
The effect of hardwall/softwall BC on the threshold voltage
is noticeable as shown in Fig. 4. It can be explained from
Fig. 5 where the electron density is plotted through the center
of the hardwall/softwall perfect NWs at (z = 0, x = LG/2).
An increase of the carrier concentration near the interface
between Si and SiO2 layer in the softwall NW reduces
the effective oxide thickness leading to the decrease of the
threshold voltage.
The standard deviation of the threshold voltage due to IRS
in the hardwall rough NWs (for 100 samples) for diameter 2
nm is calculated to be 14.3 mV, that is, 5% increase compared
to that in the softwall rough NWs. The effect of BC on the
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Fig. 5. Electron density along y-axis in the middle of the channel at
(z = 0, x = LG/2) of a nanowire transistor with hardwall or softwall BC in
the Si and SiO2 interfaces. The inset describes the Si-SiO2 interfaces around
y = 1 nm.
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the threshold voltage trend in the square box.
ON-current is even larger. The ON-current reduction in the
hardwall NWs is 30% which is 9.5% higher compared to
20.5% reduction in the softwall NWs. The standard deviation
of the ON-current in the hardwall NWs is 0.179 mA/µm
compared to 0.141 mA/µm in the softwall NWs, that is, 26.7%
increase. As the effective cross-section of the hardwall NWs
is smaller than that of the softwall NWs, the fluctuation of the
conduction band edge due to IRS is larger in the hardwall NWs
and hence the calculation using the hardwall BC overestimates
the effects of IRS.
The threshold voltage and the ON-current for NWFETs with
different diameters are plotted in Fig. 6. The threshold voltage
is calculated using the constant current method [31], [47] with
a critical current Icrit(= DSi×10−7A). The threshold voltage
shift due to phonon scattering is extracted from Ref. [20]. Be-
cause phonon scattering reduces the drain current for the whole
range of the gate bias, the threshold voltage is also shifted
to achieve the same critical current. The threshold voltages
calculated for the perfect NW and the rough NWs have similar
values and slopes when the diameter of the NWs is larger than
2.5 nm, and show similar trends as the experimental values
extracted from Ref. [22]. However, as the diameter decreases
below 2.5 nm, the slope of the Vth–DSi curve for the perfect
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Fig. 7. (Left) the current spectra (=transmission ×(fL−fR)) with the Fermi
level in the left contact EfL and (right) the density of states in a log scale
across a rough nanowire FET resolved in energy E and longitudinal coordinate
x at the ON-state (VG −VTH ∼ 0.4 V) overlapped with the conduction band
edge EC.
NW deviates from the experimental values. This implies that
to get a consistent trend or quantitatively matched threshold
voltage, one needs to include IRS in the transport calculation
when the diameter of NW is scaled below 2.5 nm.
The drain current calculated at VG − Vth = 0.4V, i.e., the
ON-current is shown in Fig. 6(b). The ON-current reduction
due to IRS at a diameter smaller than 3 nm is significant
and partly explains the decrease of the ON-current in the
experimental results [22].
The ON-current with phonon scattering is calculated from
the ballisticity in Ref. [20] of a very similar structure where
only the doping density in the source/drain was different.
In Ref. [20], the ballistic current is calculated using the
electrostatic potential extracted from the phonon scattering
simulation to exclude the contribution of the phonon scattering
in the source/drain extension region.
Since fully atomistic NEGF calculations are extremely com-
putationally intensive, requiring thousands of CPUs for a sin-
gle I-V, we cannot afford to perform statistical sampling with
IRS. We therefore extract the effect of phonon scattering via
the ballisticity obtained in Ref. [20]. However, the simulations
in Ref. [20] are done for 〈100〉-oriented NWs whereby our
simulations are conducted for 〈110〉-oriented NWs. From the
fact that 〈110〉-NWs have approximately 20% larger ballistic-
ity than 〈100〉-NWs when phonon scattering is included [48],
the ballisticities of 〈110〉-NWs are approximated from those of
〈100〉-NWs. The relationship 1/TIR+Phn = 1/TIR+1/TPhn−1 is
used where the transmission T is calculated from the ballistic-
ity factor β using the relation TIR/phn = 2βIR/phn/(1 + βIR/phn).
The ON-current reduction due to phonon scattering exceeds
that of IRS, and the drain current including both phonon and
IR scattering (with series resistance) are in accordance with the
experimental results. Therefore, phonon scattering should also
be included in the transport calculation to get a quantitative
prediction for the ON-state characteristics of NWFETs.
Fig. 7 conveys detailed information about the effect of IRS
on the current spectra and the DOS. IRS causes reflection of
electrons and reduces the current spectra in the energy range
where the peak is located in the perfect NW. A localization
effect of the DOS, indicated by two circles, due to the
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Fig. 8. (Top) the electron density profile through the rough NW with
higest/lowest drain current, (bottom) transmission through the perfect NW,
the rough NW with the highest/lowest drain current at VG = VD = 0.6V ,
and (inset) ID − VG plot.
fluctuation of the conduction band edge EC in the channel
causes this reduction of the current [34], [46]. The current
spectra and the DOS plot also shows that the relevant energy
region of the electron transport includes subbands that are
higher than the second subband. This supports that a full-
band model is necessary to correctly understand and model
these devices.
The transmission curves for the perfect NW, the rough NW
with the lowest/highest drain current in Fig. 8 shed light on
the impact of IRS on the electron transport characteristics of
the nanowire transistor. The decrease in transmission due to
IRS throughout the whole range of energy is observed. For
the rough NW with the smallest drain current shows more
localization effect in real space compared to the rough NW
with the highest drain current, as can be seen from the top
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figure in Fig. 8.
To further understand the importance of IR, the ballisticity
is calculated for rough NWs with DSi = 2nm after ∆m is
increased to 0.2 nm and 0.3 nm. It is then compared to the
ballisticity including phonon scattering extracted from Ref.
[20]. As shown in Fig. 9, the impact of IR on the ballisticity is
smaller than that of phonon scattering for all diameters, but it
becomes comparable to the phonon effects as ∆m increases
to 0.2 nm and starts to exceed the phonon effects when
∆m = 0.3 nm.
As the ON-state characteristics of a transistor are also
related to their effective mobility [49], [50], the electron
mobility reduction due to IRS at low drain bias should be
understood in relation with the ON-current reduction at high
drain bias. The low-field effective mobility in NWFETs is
calculated from the electron density and the conductance using
the expression [32], [33]
µeff =
GlinLch
qNch
(3)
where Glin is the conductance in the linear region i.e. at low
drain bias (VD = 5 mV in this work) and Nch is calculated
by integrating the electron density in the subsection of the
channel under the gate where the electron density is nearly
uniform [33] as illustrated in Fig. 11(c).
Assuming that the ballistic mobility is the effective mobility
for a perfect NW, the IR-limited mobility µIR can be calculated
from the Matthiessen’s rule, namely, µ−1IR = µ
−1
eff,IR−µ−1ball where
µeff,IR is the effective mobility for rough NWs. The IR-limited
mobility µIR plotted in Fig. 10(a) is calculated from the mean
of the effective mobility. It decreases as the diameter of the
NW decreases. This is expected because IRS increases as the
diameter decreases since the electrostatic potential fluctuates
more in NWs with smaller diameter [51] and it is consistent
with the ON-current behavior in Fig. 6(b). The rate at which
the average of µIR decreases is approximately D2Si which is
much smaller than D6Si for small electron density as described
in Ref. [51].
To calculate the phonon-limited mobility, the resistance of
the nanowire transistor is calculated for the same structure
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Fig. 11. (a) The IR-limited mobility µIR compared with the phonon-limited
mobility µphn, (b) the total effective mobility including only IR or both the IR
and the phonon scattering through Matthiessen’s rule compared to the ballistic
mobility µball, (c) 1D electron density along the channel with the vertical bars
defining the subsection of the channel for mobility calculation, and (d) the IR-
limited ON-current compared with the ballistic current are displayed. All the
figures are plotted for the nanowires with diameter DSi=2 nm. The electron
density is set to Ns = 3.5 × 106cm−1 except for (c) where the gate/drain
voltage is fixed.
as shown in Fig. 3, but for several different channel length
of nanowires (15, 22.5, and 30 nm). To remove the effect
of the source and drain region, the phonon-limited mobility is
calculated from the slope of the resistance [48]. The calculated
phonon-limited mobility shown in Fig. 10(a) does not show a
monotonic behavior with respect to diameter. It instead shows
a peak at 2.5 nm and a decreasing trend as diameter increases
to 3 nm. It can be explained by the argument that the higher
subbands with a larger effective mass and scattering rates start
to be populated with electrons as the diameter increases [52].
Fig. 10(b) shows the effective mobility calculated for the
rough and perfect NWs compared to experimental results.
To compare the simulation results with experimental results,
we consider the fact that the ballistic mobility increases
proportionally to the channel length and that the effective
channel length is smaller than the gate length as described
in Ref. [22]. The impact of IR on the effective mobility is
still very small at diameter 4nm, but it increases as diameter
decreases.
The discrepancy between the experimental results [22] and
the simulation results is noticeable even after phonon-limited
mobility is included in the total effective mobility through
Matthiessen’s rule. We attribute this difference to the different
electron density at which the effective mobility is calculated in
the experiment and our simulation. In the experiment, supply
voltage VDD used is higher than that used in our simulation so
that the effective mobility at the ON-state in the experiment
is smaller than that in the simulation. In addition, the surface
7quality of experimentally fabricated NWs may be different
than that of the 2D plane surface which is adopted for our
simulation. Nonetheless, IR scattering is crucial to understand
the decreasing effective mobility in NWs of smaller diameter.
Fig. 11(a) describes the importance of the quality of the
interfaces on the electron mobility in NWFETs for different
∆m. The mean of the IR-limited mobility decreases with
∼ ∆−2m and it becomes comparable to the phonon limited
mobility when ∆m = 0.2 nm. This indicates that poor surface
quality can reduce the electron mobility significantly.
When ∆m increases, not only does the effective mobility
decrease on average as in Fig. 11(b), but also the standard
deviation of the effective mobility increases. The standard
deviations of the effective mobility with respect to the means
of the effective mobility are given in percentages of 11.5 %
(∆m=0.14 nm), 17.7 % (∆m=0.2 nm), and 32.4 % (∆m=0.3
nm). The standard deviations of the ON-current in Fig. 11(d)
are, in percentages, 7.37 % (∆m=0.14 nm), 9.09 % (∆m=0.2
nm), and 21.6 % (∆m=0.3 nm) from the mean of ON-current.
The variability of the ON-current due to IRS is smaller than
that of the effective mobility. In conclusion, the quality of
the interface between Si and SiO2 is important in reducing
the variability of the ON-current and the effective mobility in
NWFETs.
IV. CONCLUSION
The effect of interface roughness between Si and SiO2 on
the performance of NWFETs has been studied through an
atomistic 3D full-band simulation. The SiO2 layer is modeled
through VCA and its impact on the drain current is found to
be significant. IRS is important in determining the threshold
voltage of NWFETs. The experimentally observed [22] trend
of nonlinear threshold voltage slope below 2.5nm is captured
by the simulation. The significant reduction of the ON-current
is observed in NWs with diameter 2 nm with more than 20 %
reduction.
Though the phonon scattering is found to be an important
scattering mechanism in NWFETs, IRS cannot be ignored.
IRS has a significant effect on both the ON-current and the
effective mobility specially when the diameter decreases down
to 2 nm. As the effect of IRS depends on the surface quality in
NWFETs, the interface roughness scattering is a crucial factor
to predict the device performance of NWFETs.
APPENDIX A
CALCULATION OF AUTOCOVARIANCE FUNCTION FOR SIO2
The random variables describing the rough SiO2 surface,
denoted as s(r′i), must be calculated from the Si atoms because
they are inter-correlated with each other. Let us assume that
one SiO2 atom is connected to two Si atoms whose random
Es Ep Vssσ Vspσ Vppσ Vpppi
SiO2 -4.8 1.83 -2.27 3.9265 5.4655 -0.3140
TABLE I
SP3 TIGHT-BINDING PARAMETERS FOR THE VCA SIO2 MODEL.
variables are s(ri) and s(ri+1). Then we approximate s(r′i)
by averaging the two random variables as
s(r′i) =
s(ri) + s(ri+1)
2
. (4)
This approximation induces an error in the autocovariance
of the SiO2 atom (C′ij) as shown in the following calculation:
C′ij =
〈
s(r′i)s(r
′
j)
〉
=
〈[
s(ri) + s(ri+1)
2
] [
s(rj) + s(rj+1)
2
]〉
∼= ∆2me−
√
2|ri−rj |/Lm
(
2 + e
√
2∆r/Lm + e−
√
2∆r/Lm
)
= Cij
[
1 + cosh
(√
2∆r/Lm
)
2
]
, (5)
where Eq. (1) and the relationship ∆r = ri+1−ri ∼= rj+1−rj
are used. Then, Eq. (5) can be further approximated with a
Taylor expansion up to the second order as
C′ij ∼= Cij
[
1 +
x2
4
]
(6)
with x =
√
2∆r/Lm. If ∆r ≈ 0.1358 nm and Lm = 0.7 nm,
the difference between Cij and C′ij due to this approximation
is x2/4 = ∆r2/(2L2m) ≈ 1.88%.
APPENDIX B
SIO2 MODEL AND RESULTS
The list of the sp3 tight-binding parameters for SiO2 is given
in Table I and the bandstructure, including the imaginary band
linking the lowest conduction band to the light-hole band at Γ
in Fig. 12. The light-hole effective mass is strongly correlated
to the electron effective mass in the sp3 tight-binding model
(mlh=-0.3438m0). The heavy-hole mass does not affect the
SiO2 imaginary band linking the light-hole valence band and
“lowest” conduction band at Γ. It is this latter imaginary band
which largely determines the wavefunction decay constant in
the oxide gap. Therefore, it is arbitrarily set to mhh=-1.5m0.
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Fig. 12. Bandstructure of the fictitious VCA diamond-like SiO2 material at
ky=kz=0. Real and complex bands are shown as well as the silicon conduction
and valence band edges, the electron and heavy-hole effective masses of the
oxide, and its band gap.
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